


## ASNT5121/5120-PQC 17Gbps Data, 14GHz Clock Distributor


- High-speed broadband Data/Clock Amplifier and Splitter for signal distribution.
- Exhibits low jitter and limited temperature variation over industrial temperature range.
- 14GHz analog input bandwidth.
- One input signal port and three amplified output signal ports.
- On-chip matched phase delays for all outputs.
- Fully differential input and output buffers with on-chip 50Ω termination.
- CML output interface with 400mV single-ended swing.
- Single ±3.3V power supply.
- Power consumption: 580mW.
- Fabricated in SiGe for high performance, yield, and reliability.
- Standard MLF/QFN 24-pin package.



## DESCRIPTION

The temperature stable ASNT5121-PQC SiGe IC provides active broadband data/clock signal splitting and is intended for use in high-speed measurement / test equipment. ASNT5121-PQC can receive an up to 17Gbps data or 14GHz clock signal and effectively distribute it to three separate phase matched outputs. The part's I/Os support the CML logic interface with on chip 50Ω termination and may be used differentially, AC/DC coupled, single-ended, or in any combination. It operates from a single ±3.3V power supply.

## FUNCTIONAL BLOCK DIAGRAM



## TERMINAL FUNCTIONS

| TERMINAL                              | TYPE   | DESCRIPTION                                |
|---------------------------------------|--------|--|
| NAME (NO.)                            |        |  |
| vcc 1,3,5,7,9,11<br>13,15,17,19,21,23 | PS     | Power Supply: 3.3V / 0V                    |
| vee 6,12,18,24                        | PS     | Power Supply: 0V / -3.3V                   |
| cip 20<br>cin 22                      | Input  | Differential CML high-speed signal inputs  |
| co1p 16<br>co1n 14                    | Output | Differential CML high-speed signal outputs |
| co2p 10<br>co2n 8                     | Output | Differential CML high-speed signal outputs |
| co3p 2<br>co3n 4                      | Output | Differential CML high-speed signal outputs |



## ELECTRICAL CHARACTERISTICS

| PARAMETER                      | MIN                   | TYP                  | MAX                   | UNIT     | COMMENTS         |
|--------------------------------|-----------------------|----------------------|-----------------------|----------|------------------|
| <b>VEE</b>                     | -3.1                  | 0.0 / -3.3           | -3.5                  | V        | ±6%              |
| <b>VCC</b>                     | 3.1                   | 3.3 / 0.0            | 3.5                   | V        | ±6%              |
| <b>IEE</b>                     |                       | 175                  |                       | mA       |                  |
| <b>Power</b>                   |                       | 580                  |                       | mW       |                  |
| <b>Junction Temp.</b>          | -25                   | 50                   | 125                   | °C       |                  |
| <b>Input Data-Clock (clki)</b> |                       |                      |                       |          |                  |
| Data rate/Clock frequency      | 0.0                   |                      | 17/14                 | Gbps/GHz |                  |
| CM Level                       | V <sub>cc</sub> -0.8  | V <sub>cc</sub> -0.2 | V <sub>cc</sub>       | V        |                  |
| Swing (Diff or SE)             | 50                    | 400                  | 1000                  | mV       | Peak-to-peak     |
| Duty Cycle                     | 40%                   | 50%                  | 60%                   |          | For clock signal |
| <b>Out Data-Clock (clko)</b>   |                       |                      |                       |          |                  |
| Data rate/clock frequency      | 0.0                   |                      | 17/14                 | Gbps/GHz |                  |
| CM Level                       | V <sub>cc</sub> -0.25 | V <sub>cc</sub> -0.2 | V <sub>cc</sub> -0.15 | V        |                  |
| SE Swing                       | 380                   | 400                  | 420                   | mV       | Peak-to-peak     |
| Rise/Fall Times                | 15                    | 17                   | 19                    | ps       | 20%-80%          |
| Additive Jitter                |                       |                      | 5                     | ps       | Peak-to-peak     |
| Duty Cycle                     | 45%                   | 50%                  | 55%                   |          | For clock signal |

## PACKAGE INFORMATION

The chip is packaged in a standard 24-pin QFN package. The package's mechanical information is available on the company's [website](#).