


Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

ASNT1123-KMM DC-64*Gbps* Broadband Digital DDR 4:1 Multiplexer

- High speed broadband 4:1 Multiplexer (MUX)
- Exhibits low jitter and limited temperature variation over industrial temperature range
- Ideal for high speed proof-of-concept prototyping
- Differential CML I/O data and clock buffers
- Half-rate clock input (DDR mode)
- Quarter-rate clock output
- Single +3.3V or -3.3V power supply
- Power consumption: 1.15W
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFP 44-pin package





Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

DESCRIPTION

ASN




Fig. 1. Functional Block Diagram

The ASNT1123-KMM SiGe IC is a low power and high-speed digital 4 to 1 serializer-multiplexer (MUX) that functions seamlessly over data rates (f_{bit}) ranging from DC to its maximum frequency.

The main function of the part shown in Fig. 1 is to multiplex 4 parallel differential CML data signals d0p/d0n, d1p/d1n, d2p/d2n, d3p/d3n running at a bit rate of $f_{bit}/4$ into a high speed serial bit stream qp/qn running at a bit rate of f_{bit} . Differential or single-ended half-rate clock cep/cen (DDR mode) must be provided by an external source for the part to function properly.

The serialized data words qp/qn and the clock divided-by-4 signal c4op/c4on are transmitted through CML output interfaces. The clock and data outputs are phase-matched to each other resulting in very little relative skew over the operating temperature range of the device.

The input data streams should be phase-aligned to the output c4 clock as shown in Fig. 2 and Table 1.




Fig. 2. Input Data Alignment to Output c4 Clock



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

Table 1. Input Data to Output c4 Clock Phase Requirements

Maximum required <i>t</i> _{setup} , <i>ps</i>	Maximum required t_{hold} , ps
25	-16

The output data is then delayed in relation to the input half-rate clock as shown in Fig. 3 and Table 2.




Fig. 3. Output Data to Input Clock Delay

Table 2. Output Data to Input Clock Delay Values (DDR Mode)

Minimum <i>t</i> _D , <i>ps</i>	Maximum <i>t</i> _D , <i>ps</i>
60	118

The part's I/O's support the CML logic interface with on chip 50*Ohm* termination to vcc and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

POWER SUPPLY CONFIGURATION

The part can operate with either negative supply (vcc = 0.0V = ground and vee = -3.3V), or positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50*Ohm* termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V.

Rev. 1.7.2



ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 3 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.6	V
Power Consumption		1.3	W
RF Input Voltage Swing (SE)		1.4	V
Case Temperature		+90	°С
Storage Temperature	-40	+100	°С
Operational Humidity	10	98	%
Storage Humidity	10	98	%

Table 3. Absolute Maximum Ratings

TERMINAL FUNCTIONS

TI	TERMINAL			DESCRIPTION		
Name	No.	Туре				
	Low-Speed I/Os					
d0p	30	CML	Differentia	al quarter-rate data inputs with internal SE 500hm		
d0n	32	input	terminatio	termination to VCC		
d1p	37	CML	Differential quarter-rate data inputs with internal SE 500hm			
d1n	39	input	terminatio	termination to VCC		
d2p	41	CML	Differential quarter-rate data inputs with internal SE 500hm			
d2n	43	input	terminatio	termination to VCC		
d3p	4	CML	Differential quarter-rate data inputs with internal SE 500hm			
d3n	6	input	termination to VCC			
c4op	26	CML	Differential quater-rate clock outputs with internal SE 500hm			
c4on	28	output	termination to vcc. Require external SE 500hm termination to vcc			
	High-Speed I/Os					
cep	8	CML	Differential half-rate clock input signals with internal 500hm			
cen	10	input	termination to VCC			
qp	19	CML	Differential full-rate data outputs with internal SE 500hm			
qn	17	output	terminatio	n to vcc. Require external SE 50 <i>Ohm</i> termination to vcc		
	Supply and Termination Voltages					
Name	Description		ion	Pin Number		
vcc	Positive power supply		r supply	1, 3, 5, 7, 9, 11, 12, 14, 16, 18, 20, 22, 23, 25, 27, 29,		
	(+3.3 <i>V</i> or 0)		r 0)	31, 33, 34, 36, 38, 40, 42, 44		
vee	Negative power supply		er supply	2, 13, 24, 35		
	(0V or -3.3V)		3V)			
n/c	Not connected pins		ed pins	15, 21		



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vee	-3.1	-3.3	-3.5	V	$\pm 6\%$
VCC		0.0		V	External ground
Ivee		347		mА	
Power consumption		1.15		W	
Junction temperature	-40	25	125	°C	
LS	Input D	ata (d0p	/d0n, d1	p/d1n, (d2p/d2n, d3p/d3n)
Data Rate	DC	10	16	Gb/s	
Swing	0.2		0.8	V	Differential or SE, p-p
CM Voltage Level	vcc-0.8		VCC	V	Must match for both inputs
		HS In	put Clo	ck (cep/	(cen)
Frequency	DC	20	32	GHz	
Swing	0.2		0.8	V	Differential or SE, p-p
CM Voltage Level	vcc-0.8		VCC	V	Must match for both inputs
Duty Cycle	40	50	60	%	
		HS ()utput D	ata (qp/	/qn)
Data Rate	DC	40	64	Gb/s	
Logic "1" level		VCC		V	
Logic "0" level		vcc-0.4		V	With external 500hm DC termination
Output Jitter		2		ps	Peak-to-peak at 40Gb/s
LS Output Clock (c4op/c4on)					
Frequency	DC	10	16	GHz	
Logic "1" level		VCC		V	
Logic "0" level		vcc-0.4		V	With external 500hm DC termination
Duty Cycle		50		%	
Output Jitter			1	ps	Peak-to-peak at 10GHz

PACKAGE INFORMATION

The chip die is housed in a custom 44-pin CQFP package shown in Fig. 4. The package provides a center heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for this section to be soldered to the **vcc** plain, which is ground for a negative supply, or power for a positive supply.

The part's identification label is ASNT1123-KMM. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.



 \geq

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com




Fig. 4. CQFP 44-Pin Package Drawing (All Dimensions in mm)



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

REVISION HISTORY

Revision	Date	Changes		
1.7.2	01-2020	Updated Package Information		
1.6.2	07-2019	Updated Letterhead		
1.6.1	05-2019	Added timing diagrams		
1.5.1	05-2015	Updated Package Information		
1.4.1	01-2014	Title correction		
		Corrected Electrical Characteristics		
1.3.1	02-2013	Title correction		
		Corrected description		
		Corrected Terminal Functions table		
		Corrected Electrical Characteristics		
		Updated Package Information		
1.2.1	01-2013	Updated Maximum speed		
1.1.1	01-2013	Updated power and current consumption		
1.0.1	01-2013	First release		