


ASNT5076-PQC 14GHz Clock, 17Gbps Clock Phase Shifter with Output Signal Amplitude Control


- Broadband (10MHz-14GHz/20Mbps-17Gbps) tunable clock/data phase shifter with 140ps of delay variation.
- Output signal amplitude adjustment from 0.0V to 1.0V single ended.
- Exhibits low jitter and limited temperature variation over industrial temperature range.
- 1GHz of bandwidth for the phase adjustment tuning ports.
- 10MHz of bandwidth for the amplitude adjustment tuning ports.
- Ideal for high speed proof-of-concept prototyping.
- Fully differential input and output buffers with on-chip 50Ω termination.
- Single ±3.3V power supply.
- Power consumption: 1.3W.
- Fabricated in SiGe for high performance, yield, and reliability.
- Standard MLF/QFN 24-pin package.



DESCRIPTION

The temperature stable ASNT5076-PQC SiGe IC provides extremely low jitter broadband signal phase shifting and amplitude control capability between its input and output signal ports and is intended for use in high-speed measurement / test equipment. ASNT5076-PQC can process an up to 14GHz/17Gbps clock/data signal and deliver both 0-140ps of adjustable phase delay and output signal amplitudes between 0.0V-1.0V through two external adjustment single ended tuning ports. The part's I/Os support the CML logic interface with on chip 50Ω termination and may be used differentially, AC/DC coupled, single-ended, or in any combination. It operates from a single ±3.3V power supply.

FUNCTIONAL BLOCK DIAGRAM



TERMINAL FUNCTIONS

TERMINAL NAME (NO.)	TYPE	DESCRIPTION
vcc 1,3,5,7,9,11 13,15,17,19,21,23	PS	Power Supply: 3.3V / 0V
vee 6,12,18,24	PS	Power Supply: 0V / -3.3V
inp 20 inn 22	Input	Differential CML high-speed signal inputs
outp 10 outn 8	Output	Differential CML high-speed signal outputs
icntp 2 icntn 4	Input	Differential low-speed phase adjustment tuning inputs
tnp 16	Input	Differential low-speed amplitude adjustment tuning inputs



ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
VEE	-3.1	0.0 / -3.3	-3.5	V	±6%
VCC	3.1	3.3 / 0.0	3.5	V	±6%
IEE*		385		mA	
Power*		1.3		W	
Junction Temp.	-25	50	125	°C	
Input (in)					
Data rate/Clock frequency	0.0		17/14	Gbps/GHz	
CM Level	Vcc-0.8	Vcc-0.2	Vcc	V	
Swing (Diff or SE)	50	400	1000	mV	
Output (out)					
Data rate/Clock frequency	0.0		17/14	Gbps/GHz	
CM Level*	Vcc-0.3	Vcc-0.25	Vcc-0.2	V	
SE Swing*	475	500	525	mV	Peak-to-Peak
Amplitude Variation	0.0	500	1000	mV	
Rise/Fall Times*	15	17	19	ps	20%-80%
Additive Jitter		TBD		ps	Peak-to-Peak
Duty Cycle (Clock)	45%	50%	55%		
Tuning Port (icnt)					
Diff. Swing	-500		500	mV	Peak-to-Peak
CM Level	Vcc-0.5	Vcc-0.25	Vcc	V	
Phase Shift Control	0		140	ps	Variation < ±5%
Shift Stability	-12		12	ps	0-125°C
Bandwidth	0.0		1000	MHz	
Tuning Port (tn)					
Diff. Swing	-500		500	mV	Peak-to-Peak
CM Level	Vcc-0.5	Vcc-0.25	Vcc	V	
Bandwidth	0.0		10	MHz	
* Tn pins are not connected (NC)					

PACKAGE INFORMATION

The chip is packaged in a standard 24-pin QFN package. The package's mechanical information is available on the company's [website](#).