


Ultra High-Speed Mixed Signal ASICs

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

ASNT5075-PQC DC-28*Gbps*/14*GHz* Phase Shifter

- Broadband (DC-28*Gbps*/DC-14*GHz*) tunable data/clock phase shifter
- Delay adjustment range of 260ps
- Exhibits low jitter and limited temperature variation over industrial temperature range
- 1*GHz* of bandwidth for the phase adjustment tuning ports
- Fully differential CML input interfaces
- Fully differential CML output interface with 600mV single-ended swing
- Single +3.3V or -3.3V power supply
- Power consumption: 1.6W
- Fabricated in SiGe for high performance, yield, and reliability
- Standard MLF/QFN 24-pin package





Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com




Fig. 1. Functional Block Diagram

ASNT5075-PQC is a data / clock variable delay line fabricated in SiGe technology. The IC shown in Fig. 1 provides an adjustable delay of its differential output signal **outp/outn** in relation to its broadband input signal **ip/in**. The delay adjustment range is temperature-stabilized. The delay is controlled through a wide-band differential tuning port **icntp/icntn**.

The part's I/Os support the CML logic interface with on chip 50*Ohm* termination to vcc and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

Due to an extremely low jitter, the part is suitable for use in high-speed measurement / test equipment.

Delay Control Port

The delay is controlled through a wide-band differential tuning port icntp/icntn. The delay control diagram is shown in Fig. 2.





Δ

J

Ultra High-Speed Mixed Signal ASICs

Δ

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com




Fig. 2. Delay Control Diagram



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

POWER SUPPLY CONFIGURATION

The part can operate with either a negative supply (vcc = 0.0V = ground and vee = -3.3V), or a positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of a positive supply, all I/Os need AC termination when connected to any devices with 50*Ohm* termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V.

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vcc).

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.6	V
Power Consumption		1.76	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°С
Storage Temperature	-40	+100	°С
Operational Humidity	10	98	%
Storage Humidity	10	98	%

Table 1. Absolute Maximum Ratings

TERMINAL FUNCTIONS

T	ERMINA	4L	DESCRIPTION			
Name	No.	Туре				
	High-Speed I/Os					
ip	20	CML	Differential high-speed data/clock inputs with internal SE 500hm			
in	22	input	termination to VCC			
icntp	2	CML	Differential high-speed control inputs with internal SE 500hm			
icntn	4	input	termination to VCC			
outp	10	CML	Differential high-speed data/clock outputs with internal SE 500hm			
outn	8	output	termination to vcc. Require external SE 500hm termination to vcc			
Supply and Termination Voltages						
Name	Description			Pin Number		
vcc	Positive power supply $(+3.3V \text{ or } 0)$		upply $\overline{(+3.3V \text{ or } 0)}$	1, 3, 5, 7, 9, 11, 13, 14, 15, 16, 17, 19, 21, 23		
vee	Negative power supply $(0V \text{ or } -3.3V)$		supply (0 <i>V</i> or -3.3 <i>V</i>)	6, 12, 18, 24		



Ultra High-Speed Mixed Signal ASICs

 \mathbb{P}

Ξ

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	ТҮР	MAX	UNIT	COMMENTS	
	General Parameters					
vee	-3.1	-3.3	-3.5	V	±6%	
VCC		0.0		V	External ground	
Ivee		480		mА		
Power consumption		1585		mW		
Junction temperature	-40	25	125	°C		
		HS In	put Data	/Clock (ip	o/in)	
Data Rate	DC		28	Gbps		
Frequency	DC		14	GHz	For clock signals	
Swing	0.05		1.0	V	Differential or SE, p-p	
CM Voltage Level	vcc-0.8		VCC	V	Must match for both inputs	
	E	IS Outpu	ut Data/C	Clock (out	p/outn)	
Data Rate	DC	-	28	Gbps		
Frequency	DC		14	GĤz	For clock signals	
Logic "1" level		VCC		V		
Logic "0" level		vcc-0.6		V	With external 500hm DC termination	
Rise/Fall times	15	17	19	ps	20%-80%	
Output Jitter			3	ps	Peak-to-peak	
Duty cycle	45	50	55	%	For clock signal	
		Ou	tput-to-I	nput Dela	y .	
	260		-	ps	For the full range of icntp/icntn	
Adjustment range					control signals	
Absolute delay stability	-3		3	ps	0-125°C	
Phase Shift Control port (icntp/icntn)						
Bandwidth	DC		1000	MHz.		
SE voltage level	VCC-6	00	VCC	mV	Half control range when the opposite	
-					pin is at VCC	
SE voltage level	vcc-12	200	VCC	mV	Full control range when the opposite	
					pin is at $vcc-0.5V$	
Differential swing	0		1200	mV	Peak-peak, full control range	
CM Level	vcc-(Diff. swing)/4		ng)/4	V	In differential mode	



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

PACKAGE INFORMATION

The chip die is housed in a standard 24-pin QFN package shown in Fig. 3. It is recommended that the center heat slug located on the back side of the package is soldered to the **vee** plain, which is ground for the positive supply or power for the negative supply. It will help dissipate heat generated by the chip during operation.

The part's identification label is ASNT5075-PQC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.




Fig. 3. QFN 24-Pin Package Drawing (All Dimensions in mm)





Ultra High-Speed Mixed Signal ASICs

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

REVISION HISTORY

Revision	Date	Changes		
6.2.2	01-2020	Updated Package Information		
6.1.2	07-2019	Updated Letterhead		
6.1.1	06-2013	Corrected title		
		Revised description		
		Added delay control diagram		
		Corrected electrical characteristics table		
6.0.1	03-2013	Corrected title		
		Revised package pin out drawing		
		Revised functional block diagram		
		Revised description		
		Added power supply configuration		
		Added absolute maximum ratings		
		Revised terminal functions		
		Revised electrical characteristics		
		Revised package information		
		Added mechanical drawing		
		Format correction		
5.0	06-2010	Revised electrical characteristics section		
		Added packaging information section		
4.0	08-2007	Revised electrical characteristics section		
3.0	06-2007	Revised electrical characteristics section		
2.0	04-2007	Revised terminal functions section		
1.0	01-2007	First release		