


ASNT5073-PQC DC-17*Gbps*/17*GHz* Signal Phase Shifter with Amplitude Control

- Broadband (DC-17*Gbps*/DC-17*GHz*) tunable data/clock phase shifter
- Delay adjustment range up to 155ps
- Exhibits low jitter and limited temperature variation over industrial temperature range
- 100*MHz* of bandwidth for the phase adjustment tuning ports
- Fully differential CML input interfaces
- Fully differential CML output interface with adjustable SE amplitude from 0 to 0.8V
- 10*MHz* of bandwidth for the amplitude adjustment tuning ports
- Single +3.3V or -3.3V power supply
- Power consumption: 1.3W
- Fabricated in SiGe for high performance, yield, and reliability
- Standard MLF/QFN 24-pin package





DESCRIPTION




Fig. 1. Functional Block Diagram

ASNT5073-PQC is a data / clock variable delay line fabricated in SiGe technology. The IC shown in Fig. 1 provides an adjustable delay of its differential output signal **outp/outn** in relation to its broadband input signal **ip/in**. The delay adjustment range is temperature-stabilized. The delay is controlled through a wide-band differential tuning port **icntp/icntn**.

The part's I/O's support the CML logic interface with on chip 50*Ohm* termination to **vcc** and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

The output amplitude is controlled through a wide-band differential tuning port tnp/tnn. Due to an extremely low jitter, the part is suitable for use in high-speed measurement / test equipment.

Delay Control Port

The delay is controlled through a wide-band differential tuning port icntp/icntn. The delay control diagram is shown in Fig. 2.



Ultra High-Speed Mixed Signal ASICs

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

Relative Delay, ps		.50	.4 -0	.3	2.2	90 80 70 60 50 40 30 20 10 0 10 0 10 0 10 0 20 40 		1	3 0	4 0	 506
Relative	.60	.50	.40	.3(.2(2.1 -10- -20- -30- -40-			30	4 0	506
						 Vcntp	-Vcntn				

Fig. 2. Delay Control Diagram

Amplitude Control Port

The output amplitude is controlled through a wide-band differential tuning port tnp/tnn. The amplitude control diagram is shown in Fig. 3.




Fig. 3. Amplitude Control Diagram



POWER SUPPLY CONFIGURATION

The part can operate with either a negative supply (vcc = 0.0V = ground and vee = -3.3V), or a positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of a positive supply, all I/Os need AC termination when connected to any devices with 50*Ohm* termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V.

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Parameter	Min	Max	Units	
Supply Voltage (vee)		-3.6	V	
Power Consumption		1.45	W	
RF Input Voltage Swing (SE)		1.0	V	
Case Temperature		+90	°С	
Storage Temperature	-40	+100	<i>°C</i>	
Operational Humidity	10	98	%	
Storage Humidity	10	98	%	

Table 1. Absolute Maximum Ratings

TERMINAL FUNCTIONS

TI	ERMIN	AL	DESCRIPTION					
Name	No.	Туре						
	High-Speed I/Os							
ip	20	CML	Differential high-speed signal inputs with internal SE 500hm					
in	22	input	termination to VCC					
icntp	2	Input Differential low-speed control inputs with internal SE 1000hm						
icntn	4		termination to VCC					
tnp	16	Input	Input Differential low-speed control inputs with internal SE 2KOhm					
tnn	14		terminations to VCC					
outp	10	CML Differential high-speed signal outputs with internal SE 500hm						
outn	8	output	termination to vcc. Re	equire external SE 50 <i>Ohm</i> termination to vcc				
	Supply and Termination Voltages							
Name		De	scription	Pin Number				
vcc	Positiv	e power s	supply $(+3.3V \text{ or } 0)$	1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23				
vee	Negati	ve power	supply (0 <i>V</i> or -3.3 <i>V</i>)	6, 12, 18, 24				



Ultra High-Speed Mixed Signal ASICs

EG

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN TYP MAX		UNIT	COMMENTS				
General Parameters								
vee	-3.1 -3.3		-3.5	V	$\pm 6\%$			
VCC		0.0		V	External ground			
Ivee	395			mА				
Power consumption		1305		mW				
Junction temperature	-40	25	125	$^{\circ}C$				
HS Input Data/Clock (ip/in)								
Data Rate	DC		17	Gbps				
Frequency	DC		17	GHz,	For clock signals			
Swing	0.05		1.0	V	Differential or SE, p-p			
CM Voltage Level	vcc-0.8		VCC	V	Must match for both inputs			
	HS	5 Out _l	put Data/	Clock (Ol	utp/outn)			
Data Rate	DC		17	Gbps				
Frequency	DC		17	GHz	For clock signals			
Logic "1" level		VCC		V				
Highest logic "0" level	VCC			V	With external 500hm DC termination			
Lowest logic "0" level	vcc-0.76 vc		cc -0.65	V	and full range of tnp/tnn control signal			
Rise/Fall times	15 19		19	ps	20%-80%			
Output Jitter	1		ps	Peak-to-peak				
Duty cycle	45 50 5			%	For clock signal			
Output-to-Input Delay								
A division and you as		160		ps	At 1 <i>GHz</i> For the full range of			
Adjustment range	155			ps	At 16GHz icntp/icntn control signals			
Absolute delay stability	-2.5 2.5		ps	0-125°C				
Phase Shift Control port (icntp/icntn)								
Bandwidth	DC		100	MHz				
SE voltage level	vcc-600 vcc		mV	Half control range when the opposite pin				
					is at VCC			
SE voltage level	vcc-1200 vcc			mV	Full control range when the opposite pin			
					is at vcc -0.6 <i>V</i>			
Differential swing	0 1200		1200	mV	Peak-peak, full control range			
CM Level	vcc-(Diff. swing)/4			V	In differential mode			
Output Amplitude port (tnp/tnn)								
Bandwidth	DC 10		MHz					
SE voltage level	vcc-400		VCC	mV	Half control range when the opposite pin			
					is at VCC			
SE voltage level	vcc-800		VCC	mV	Full control range when the opposite pin			
					is at $vcc-0.4V$			
Differential swing	0 800			mV	Peak-peak, full control range			
CM Level	vcc-(Diff. swing)/4			V	In differential mode			



PACKAGE INFORMATION

The chip die is housed in a standard 24-pin QFN package shown in Fig. 4. It is recommended that the center heat slug located on the back side of the package is soldered to the **vee** plain that is ground for the positive supply or power for the negative supply.

The part's identification label is ASNT5073-PQC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.




Fig. 4. QFN 24-Pin Package Drawing (All Dimensions in mm)



Ultra High-Speed Mixed Signal ASICs

Advanced Science And Novel Technology Company, Inc. 2790 Skypark Drive Suite 112, Torrance, CA 90505

> Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

REVISION HISTORY

Revision	Date	Changes		
5.3.2	01-2020	Updated Package Information		
5.2.2	07-2019	Updated Letterhead		
5.2.1	06-2013	Corrected control diagrams		
		Corrected electrical characteristics table		
		Corrected terminal functions		
5.1.1	02-2013	Added amplitude control diagram		
		Corrected electrical characteristics		
5.0.1	02-2013	Revised package pin out drawing		
		Revised functional block diagram		
		Added delay control diagram		
		Added power supply configuration		
		Added absolute maximum ratings		
		Revised terminal functions		
		Revised electrical characteristics		
		Revised package information		
		Added mechanical drawing		
		Format correction		
4.1 03-2010 Revised electrical characteristics section				
		Added packaging information section		
4.0	10-2008	Revised electrical characteristics section		
3.0	06-2007	Revised electrical characteristics section		
2.0	04-2007	Revised terminal functions section		
1.0	01-2007	First release		