


ASNT5073-PQC 14GHz Clock, 17Gbps Data Phase Shifter with Output Signal Amplitude Control


- Broadband (DC-14GHz/DC-17Gbps) tunable clock/data phase shifter with 140ps of delay variation.
- Output signal amplitude adjustment from 0.0V to 0.8V single ended.
- Exhibits low jitter and limited temperature variation over industrial temperature range.
- 100MHz of bandwidth for the phase adjustment tuning ports.
- 10MHz of bandwidth for the amplitude adjustment tuning ports.
- Ideal for high speed proof-of-concept prototyping.
- Fully differential input and output buffers with on-chip 50Ω termination.
- Single ±3.3V power supply.
- Power consumption: 1.1W.
- Fabricated in SiGe for high performance, yield, and reliability.
- Standard MLF/QFN 24-pin package.



DESCRIPTION

The temperature stable ASNT5073-PQC SiGe IC provides extremely low jitter broadband signal phase shifting and amplitude control capability between its input and output signal ports and is intended for use in high-speed measurement / test equipment. ASNT5073-PQC can process an up to 14GHz/17Gbps RF clock/data signal and deliver both 0-140ps of adjustable phase delay and output signal amplitudes between 0.0V-0.8V through two external adjustment differential tuning ports. The part's I/Os support the CML logic interface with on chip 50Ω termination and may be used differentially, AC/DC coupled, single-ended, or in any combination. It operates from a single ±3.3V power supply.

FUNCTIONAL BLOCK DIAGRAM



TERMINAL FUNCTIONS

TERMINAL NAME	(NO.)	TYPE	DESCRIPTION
vcc	1,3,5,7,9,11	PS	Power Supply: 3.3V / 0V
vee	6,12,18,24	PS	Power Supply: 0V / -3.3V
inp	20	Input	Differential CML high-speed signal inputs
inn	22	Input	
outp	10	Output	Differential CML high-speed signal outputs
outn	8	Output	
icntp	2	Input	Differential low-speed phase adjustment tuning inputs
icntn	4	Input	
tnp	16	Input	Differential low-speed amplitude adjustment tuning inputs
tnn	14	Input	



ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
VEE	-3.1	0.0 / -3.3	-3.5	V	±6%
VCC	3.1	3.3 / 0.0	3.5	V	±6%
IEE		330		mA	
Power		1.1		W	
Junction Temp.	-25	50	125	°C	
Input (in)					
Frequency	0.0		17/14	Gbps/GHz	
CM Level	V _{cc} -0.8	V _{cc} -0.2	V _{cc}	V	
Swing (Diff or SE)	50	400	1000	mV	Peak-to-Peak
Output (out)					
Frequency	0.0		17/14	Gbps/GHz	
CM Level*	V _{cc} -0.25	V _{cc} -0.2	V _{cc} -0.15	V	
SE Swing*	380	400	420	mV	Peak-to-Peak
Amplitude Variation	0.0	400	800	mV	
Rise/Fall Times*	15	17	19	ps	20%-80%
Additive Jitter		4		ps	Peak-to-Peak
Duty Cycle	45%	50%	55%		For clock signal
Tuning Port (icnt)					
Diff. Swing	-500		500	mV	Peak-to-Peak
CM Level	V _{cc} -0.5	V _{cc} -0.25	V _{cc}	V	
Phase Shift Control	0		140	ps	
Shift Stability	-12		12	ps	0-125°C
Bandwidth	0.0		100	MHz	
Tuning Port (tn)					
Diff. Swing	-500		500	mV	Peak-to-Peak
CM Level	V _{cc} -0.5	V _{cc} -0.25	V _{cc}	V	
Bandwidth	0.0		100	MHz	
* Tn pins are not connected (NC)					

PACKAGE INFORMATION

The chip is packaged in a standard 24-pin QFN package. The package's mechanical information is available on the company's [website](#).