
Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

# ASNT5072-PQC 11-17*GHz* Phase Shifter

- Narrowband (11*GHz*-17*GHz*) tunable clock phase shifter
- Delay adjustment range of 140ps
- Exhibits low jitter and limited temperature variation over industrial temperature range
- 100MHz of bandwidth for the phase adjustment tuning ports
- Ideal for high speed proof-of-concept prototyping
- Fully differential CML input interfaces
- Fully differential CML output interface with 800mV single-ended swing
- Linearized data output for minimized undershoot/overshoot
- Single +3.3V or -3.3V power supply
- Power consumption: 0.91W
- Fabricated in SiGe for high performance, yield, and reliability
- Standard MLF/QFN 24-pin package



### **DESCRIPTION**




Fig. 1. Functional Block Diagram

ASNT5072-PQC is a clock variable delay line fabricated in SiGe technology. The IC shown in Fig. 1 provides an adjustable delay of its differential output signal outp/outn in relation to its input signal ip/in. The delay adjustment range is temperature-stabilized. The delay is controlled through a wide-band differential tuning port icntp/icntn.

The part's I/O's support the CML logic interface with on chip 50*Ohm* termination to vcc and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

Due to an extremely low jitter, the part is suitable for use in high-speed measurement / test equipment.

## Delay Control Port

The delay is controlled through a wide-band differential tuning port icntp/icntn. The delay control diagram is shown in Fig. 2.




Fig. 2. Delay Control Diagram

### POWER SUPPLY CONFIGURATION

The part can operate with either negative supply (vcc = 0.0V = ground and vee = -3.3V), or positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50Ohm termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V.



## ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.6	V
Power Consumption		1.0	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

## **TERMINAL FUNCTIONS**

TI	ERMIN	AL		DESCRIPTION			
Name	No.	Type					
	High-Speed I/Os						
ip	20	CML	Differential high-speed data/clock inputs with internal SE 50 <i>Ohm</i>				
in	22	input	termination to VCC.				
icntp	2	CML	Differential low-speed control inputs with internal SE 100 <i>Ohm</i>				
icntn	4	input	termination to VCC.				
outp	10	CML	Differential high-speed data/clock outputs with internal SE 50 <i>Ohm</i>				
outn	8	output	termination to vcc. Require external SE 50 <i>Ohm</i> termination to vcc.				
Supply and Termination Voltages							
Name	me Description			Pin Number			
vcc	rcc Positive power supply (+3.3 <i>V</i> or 0)		upply (+3.3 <i>V</i> or 0)	1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23			
vee	e Negative power supply (0 <i>V</i> or -3.3 <i>V</i> )		supply (0 <i>V</i> or -3.3 <i>V</i> )	6, 12, 18, 24			
nc	Not connected pins			14, 16			



## **ELECTRICAL CHARACTERISTICS**

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS	
General Parameters						
vee	-3.1	-3.3	-3.5	V	±6%	
vcc		0.0		V	External ground	
<i>I</i> vee		275		mΑ		
Power consumption		910		mW		
Junction temperature	-40	25	125	$^{\circ}C$		
		HS In	put Data	/Clock (ip	o/in)	
Frequency	11		17	GHz		
Swing	0.05		1.0	V	Differential or SE, p-p	
CM Voltage Level	vcc-0.8		VCC	V	Must match for both inputs	
	F	IS Outp	ut Data/C	Clock (out	p/outn)	
Frequency	11		17	GHz		
Logic "1" level		VCC		V		
Logic "0" level		vcc-0.8		V	With external 50 <i>Ohm</i> DC termination	
Rise/Fall times	15	17	19	ps	20%-80%	
Output Jitter			2	ps	Peak-to-peak	
Duty cycle	45	50	55	%	For clock signal	
		Ou	tput-to-I	nput Dela	y	
Phase shift	0	70	140	ps	For the full range of icntp/icntn control signals	
Phase shift stability	-12		12	ps	0-125°C	
Absolute delay stability	-14		14	ps	0-125°C	
Phase Shift Control port (icntp/icntn)						
Bandwidth	DC		100	MHz		
SE voltage level	vcc-6	00	VCC	mV	Half control range when the opposite	
					pin is at vcc	
SE voltage level	vcc-12	200	VCC	mV	Full control range when the opposite	
					pin is at vcc-0.6V	
Differential swing	0		1200	mV	Peak-peak, full control range	
CM Level	vcc-(Diff. swing)/4		V	In differential mode		

### PACKAGE INFORMATION

The chip die is housed in a standard 24-pin QFN package shown in Fig. 3. It is recommended that the center heat slug located on the back side of the package is soldered to the **vee** plain, which is ground for the positive supply or power for the negative supply. It will help dissipate heat generated by the chip during operation.



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

The part's identification label is ASNT5072-PQC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.




Fig. 3. QFN 24-Pin Package Drawing (All Dimensions in mm)



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

# **REVISION HISTORY**

Revision	Date	Changes		
5.1.2	01-2020	Updated Package Information		
5.0.2	07-2019	Updated Letterhead		
5.0.1	03-2013	Corrected title		
		Revised package pin out drawing		
		Revised functional block diagram		
		Revised description		
		Added delay graph		
		Added power supply configuration		
		Added absolute maximum ratings		
		Revised terminal functions		
		Revised electrical characteristics		
		Revised package information		
		Added mechanical drawing		
		Format correction		
4.0	10-2008	Revised electrical characteristics section		
		Added packaging information section		
3.0	06-2007	Revised electrical characteristics section		
2.0	04-2007	Revised terminal functions section		
1.0	01-2007	First release		