





ASNT5023-PQC 17Gbps-14GHz Data/Clock Distributor

- High-speed broadband Data/Clock Amplifier and Splitter for signal distribution.
- Exhibits low jitter and limited temperature variation over industrial temperature range.
- 14GHz analog input bandwidth.
- One input signal port and four amplified output signal ports.
- On-chip matched phase delays for all outputs.
- Fully differential input and output buffers with on-chip 50Ohm termination.
- Linearized data output for minimized undershoot/overshoot.
- CML output interface with 600mV single-ended swing.
- Single +3.3V or -3.3V power supply.
- Power consumption: 1060mW.
- Fabricated in SiGe for high performance, yield, and reliability.
- MLF/QFN 24-pin package.

DESCRIPTION



Functional Block Diagram



Package Diagram

The temperature stable ASNT5023-PQC SiGe IC provides active broadband data/clock signal splitting and is intended for use in high-speed measurement / test equipment. ASNT5023-PQC can receive an up to 17Gbps-14GHz data/clock signal and effectively distribute it to four separate phase matched outputs. The part's I/Os support the CML logic interface with on chip 50Ohm termination and may be used differentially, AC/DC coupled, single-ended, or in any combination. It operates from a single +3.3V or -3.3V power supply.



TERMINAL FUNCTIONS

TERMINAL	TYPE	DESCRIPTION
NAME (NO.)		
vcc 1,6,8,11,13, 18,19,24	PS	Power Supply: 3.3V / 0V
vee 20,23	PS	Power Supply: 0V / -3.3V
inp 9 inn 10	Input	Differential CML high-speed signal inputs
q1p 2 q1n 3	Output	Differential CML high-speed signal outputs
q2p 4 q2n 5	Output	Differential CML high-speed signal outputs
q3p 15 q3n 14	Output	Differential CML high-speed signal outputs
q4p 17 q4n 16	Output	Differential CML high-speed signal outputs

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Vee	-3.1	-3.3	-3.5	V	If Vcc = 0 (GND)
Vcc	3.1	3.3	3.5	V	If Vee = 0 (GND)
Ivee		320		mA	
Power		1060		mW	
Junction Temp.	-25	50	125	°C	
Input Data-Clock (in)					
Data rate/Clock frequency	0.0		17/14	Gbps/GHz	
CM Level	Vcc-0.8	Vcc-0.2	Vcc	V	
Swing (Diff or SE)	50	400	1000	mV	Peak-to-Peak
Duty Cycle	40%	50%	60%		For clock signal
Out Data-Clock (qX)					
Data rate/Clock frequency	0.0		17/14	Gbps/GHz	
CM Level	Vcc-0.35	Vcc-0.3	Vcc-0.25	V	
SE Swing	570	600	630	mV	Peak-to-Peak
Rise/Fall Times	15	17	19	ps	20%-80%
Additive Jitter			5	ps	Peak-to-Peak
Duty Cycle	45%	50%	55%		For clock signal

PACKAGE INFORMATION

The chip is packaged in a standard 24-pin QFN package. The package's mechanical information is available on the company's [website](#).