
ASNT8052-PQB

Programmable PLL with Integrated 11.0-13.3GHz and 13.0-14.4GHz VCOs.

- Phase-Locked Loop with two selectable frequency ranges.
- Closed-Loop SSB phase noise at 10MHz offset better than 98dB/Hz.
- On-chip Loss-of-Lock control circuit.
- External RC loop filter.
- LVDS, CML, or PECL input reference clock interface.
- Full-rate or half-rate clock output.
- Clock-divided-by-16 LVDS output with 90°-step phase selection.
- Single +3.3*V* power supply.
- Industrial temperature range.
- Low power consumption of 610mW.
- Standard 40-pin QFN package with a thermal pad.



DESCRIPTION




Fig. 1. Functional Block Diagram.

ASNT8052-PQB is a high-speed dual-range phase-locked loop (PLL) with additional control functions shown in Table 1. All functions are further described in the following sections.

Control	Logic State				
signal	"0"	Not connected (default)	"1"	in.	
"off12g"	Lower VCO range	Same as "0" state	Higher VCO range	PLL	
"offcho"	Full-rate HS output clock	Half-rate HS output clock	HS COB disabled	HS COB	
"phs1"/"phs2"	See Table 4			CPR	
"offpll"	PLL enabled	Same as "0" state	PLL disabled	PLL	
"offecl"	CML/PECL input interface	Same as "1" state	LVDS input interface	LS COB	

Table 1. PLL Control Functions.

One of two PLL's frequency ranges can be selected by control signal "off12g". In the main operational mode, the IC shown in Fig. 1 accepts a low-speed reference clock ("cr16") with the frequency f/16 and converts it into high-speed output clock ("cho") with the selectable frequency f or f/2 and low-speed output clock ("clo") with the frequency f/16. The frequency of the high-speed clock is selected through external 3-state control signal "offcho" that can also disable the clock output buffer. One of four 90° shifted phases of the low-speed output clock can be selected by control signals "phs1" and "phs2". Output control signal "loln" indicates the locked or unlocked state of the PLL.

When operating in the closed-loop mode, the PLL requires external loop filter connected to pins "ftr1p" and "ftr1n". It can also operate in the open-loop mode with its voltage-controlled oscillator (VCO) controlled externally by voltages applied to the same pins. The chip can also operate as a divider by 16 of input high-speed clock "chi" if the PLL is disabled by control signal "offpll".

The input interface of reference clock "cr16" can be switched between LVDS and CML standards using control signal "offecl". In the CML mode, a termination voltage equal to "vcc" should be applied to pin "vecl". This mode can also support PECL input interface if the termination voltage of "vcc"-2V is applied to "vecl" with the possibility to both sink and source the required current.

The IC uses a single +3.3V power supply and is characterized for operation from $-25^{\circ}C$ to $125^{\circ}C$ of junction temperature.

HS CIB

The High-Speed Clock Input Buffer (HS CIB) can process an external CML clock signal "ce" with frequencies from DC to 17*GHz*. It can also accept a single-ended signal to "cep" or "cen" input with a threshold voltage applied to the other pin. HS CIB can handle a wide range of input signal amplitudes (differential or single-ended). The buffer utilizes on-chip single-ended termination of 50*Ohm* to "vcc" for each input line.

LS CIB

The Low-Speed Clock Input Buffer (LS CIB) is a proprietary universal input buffer (UIB) that can run at a frequency up to 1.0GHz. The input termination impedance is controlled by CMOS signal "offecl" and is set to 100Ohm differential if "offecl"="1" (true LVDS mode, default state) or 50Ohm single-ended to "vecl" if "offecl"="0" (CML mode). The value of "vecl" should be equal to "vec" in CML mode. It can be also set to "vec"-2V in order to support the PECL interface. In this case, the corresponding termination voltage source should be able to both sink and source up to 20mA of current. Possible input clock application schemes are detailed in Table 2, where Vcm is a common-mode voltage of the clock signal.

Interface	Clock		"cep" signal		"cen" signal			
type	type	Swing, mV	Connection	Vcm, V	Swing, mV	Connection	Vcm, V	
LVDS	Diff.	70-to-500	DC	1.2±1.0	70-to-500	DC	1.2±1.0	
("offecl"	SE	140-to-900	AC	-	Threshold	DC	"vee"-to-"vcc"	
="1"		Threshold	DC	"vee"-to-"vcc"	140-to-900	AC	-	
CML or	Diff.	70-to-500	DC	"vcc"-Swing/2	70-to-500	DC	"vcc"-Swing/2	
PECL			AC	-		AC	-	
("offecl"	SE	140-to-900	AC	-	-	Not connected	-	
="0"		140-to-900	AC	-	Threshold	DC	"vcc"	
		-	Not connected	-	140-to-900	AC	-	
		Threshold	DC	"vcc"	140-to-900	AC	-	

Table 2. LS Input Clock Application Schemes.

As can be seen, UIB is designed to accept differential signals with common mode DC voltages between the negative ("vee") and positive ("vce") supply rails, as well as AC common mode noise with a frequency up to 5MHz and voltage levels from "vee" to "vee"+2.4V. It can also receive single-ended signals with a threshold voltage between "vee" and "vcc" applied to the unused pin of the differential input interface.

PLL

The Phase Locked Loop (PLL) contains a phase frequency detector, charge pump, an on-chip integrator with an additional off-chip filter connected between the pins "ftr1" and "ftr2", and two selectable LC-tank voltage-controlled oscillators (VCOs) centered at 12.2*GHz* and 13.7*GHz*. The parameters of the filter schematic components shown in Fig. 2 are for reference only and can be modified based on specific requirements.




Fig. 2. External Filter Schematic.

PLL is activated by external control signal "offpll"="0" (default state). It can be disabled and converted into a divider by 16 using external signal "offpll"="1".

The main function of PLL is to synthesize full-rate clock "C" by aligning the phase and frequency of the divided clock from internal divider to the externally applied reference clock "cr16". Selection of the required VCO is defined by CMOS control signal "off12g": 13.7GHz VCO if "off12g"="1" and 12.2GHz VCO if "off12g"="0" (default state). The state of the PLL is indicated by output CMOS loss-of-lock alarm signal "loln": "loln"="0" if PLL is not locked, and "loln"="1" if phases and frequencies of internal and reference clocks are matching.

If required, the selected VCO can be externally controlled by voltages applied to pins "ftr1p" and "ftr1n" as shown in Table 3. In this case, PLL is operating in the open-loop mode. The unused VCO is completely disabled in order to save power.

 "ftr1p" signal, V
 "ftr1n" signal, V
 VCO frequency

 Vccm+0.8=3.1
 Vccm=2.3
 min

 Vccm-0.8=1.5
 Vccm=2.3
 max

 Vccm=2.3
 Vccm+0.8=3.1
 max

 Vccm=2.3
 Vccm-0.8=1.5
 min

Table 3. VCO External Control Modes.

/16

The Divider-by-16 (/16) includes 4 divide-by-2 circuits connected in series. The divided clocks are supplied to the PLL's phase detector, to high-speed clock output buffer HS COB, and to clock processor CPR.

CPR

Clock processor CPR receives divided by 16 clocks from the divider and provides the processed signal to low-speed clock output buffer LS COB. The phase of the delivered divided-by-16 clock C16 can be altered utilizing the CMOS control pins "phs1" and "phs2" as shown in Table 4.

 "phs1"
 "phs2"
 C16 phase

 "vee" (default)
 0°

 "vee"
 "vcc"
 90°

 "vcc"
 "vee"
 180°

 "vcc"
 "vcc"
 270°

Table 4. Output Clock Phase Selection.

HS COB

The High Speed Clock Output Buffer (HS COB) receives high-speed full-rate C and half-rate C2 clocks from PLL and converts the selected one into CML output signal "cho" with a frequency up to 17GHz and a single-ended CML output swing above 200mV. The state of the buffer is controlled by the external 3-state control signal "offcho": no output if "offcho"="1", C2 output if "offcho" is not connected (default state), and C output if "off16b"="0".

LS COB

The LVDS Low-Speed Clock Output Buffer (LS COB) receives the signal from CPR and converts it into an LVDS output signal "clo". The proprietary low-power LVDS output buffer utilizes a special architecture that ensures operation at frequencies up to 1.0*GHz* with a low power consumption level of 30*mW*. The buffer satisfies all the requirements of the IEEE Std. 1596.3-1996 and ANSI/TIA/EIA-644-1995. For the correct



operation, it requires external differential 100*Ohm* DC termination at the receiver side. These pins should NEVER be CONNECTED to devices with 50*Ohm* termination to ground WITHOUT DC BLOCKS!

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 5 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed "vee").

Table 5. Absolute Maximum Ratings.

Parameter	Min	Max	Units
Supply Voltage ("vcc")		+3.6	V
Power Consumption		0.75	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

TERMINAL FUNCTIONS

TERMINAL			DESCRIPTION			
Name	No.	Type				
	High-Speed I/Os					
cep	14	Input	CML differential external clock inputs with internal SE			
cen	13		50 <i>Ohm</i> termination to "vcc".			
chop	17	Output	CML differential clock outputs. Require external SE 50 <i>Ohm</i>			
chon	16		termination to "vcc".			
			<u>High-Speed I/Os</u>			
cr16p	1	Input	LVDS/CML clock inputs. See LS CIB for allowed application			
cr16n	2		schemes.			
clop	20	Output	LVDS clock outputs. See LS COB for a detailed description.			
clon	19					
			<u>Controls</u>			
offecl	3	Input	3.3 <i>V</i> CMOS control signals.			
offcho	5					
off12g	9					
offpll	11					
phs2	24					
phs1	25					
ftr1p	7	-	Pins for connecting the external loop filter. Can be also used for			
ftr1n	8		VCO external control in the open-loop mode.			
loln	6	Output	3.3 <i>V</i> CMOS control output.			



	SUPPLY AND TERMINATION VOLTAGES					
Name	Description	Pin Number				
vcc	Positive power supply. (+3.3 <i>V</i>)	12, 15, 18, 27-29, 31-39				
vee	External ground. (0V)	4, 10, 22, 23, 30, 40				
nc	Not connected pins	21, 26				

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vec	+3.14	+3.3	+3.47	V	±5%
vee		0.0		V	External ground
Ivec	183		186	mΑ	
Power consumption		611		mW	
Junction temperature	-25	50	125	$^{\circ}C$	
	LS Input (Clock (<u>(cr16)</u>		
Data Rate	DC		900	MHz	
Swing (SE or Diff.)	140		900	mV	Peak-to-peak
CM Voltage Level	"vee"	1.6	"vcc"	V	
	\underline{V}	<u>CO</u>			
Low frequency, VCO 1		11.0		GHz	12.2 <i>GHz</i> VCO. Active
High frequency, VCO 1		13.3		GHz	if "off12g"="0"
Low frequency, VCO 2		13.0		GHz	13.7 <i>GHz</i> VCO. Active
High frequency, VCO 2		14.4		GHz	if "off12g"="1"
External control common mode Vccm		2.3		V	In the open-loop mode
External control voltage range	Vccm-0.8		Vccm+0.8	V	In the open-loop mode
	HS Input	Clock	(ce)		
Frequency	0.0		17	GHz	
Swing (SE or Diff.)	100		800	mV	Peak-to-peak
CM Voltage Level	"vcc"-0.8		"vcc"	V	
Duty Cycle	40%	50%	60%		
	HS Output	Clock	(cho)		
Frequency	0.0		17	GHz	
Logic "1" level		"vcc"		V	
Logic "0" level			"vcc"-0.2	V	
Jitter		6		ps	Peak-to-peak @12.5GHz
Duty Cycle		50%			
LS Output Clock (clo)					
Frequency	0.0		1000	MHz	
Interface		LVDS			Meets the IEEE Std.
CMOS Control Inputs and Outputs					
Logic "1" level	"vcc"-0.4			V	
Logic "0" level			"vee"+0.4	V	

PACKAGE INFORMATION

The chip is packaged in a standard 40-pin QFN package shown Fig. 3. Additional package's mechanical information is available on the company's <u>website</u>. It is recommended that the center heat slug located on the back side of the package is soldered to ground to help dissipate heat generated by the chip during operation.

The part's identification label is ASNT8054-PQB. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per EU 2002/95/EC for all six substances.




Fig. 3. Package Drawing.

REVISION HISTORY

Revision	Date	Changes
1.1	05-2012	Corrected supply information
1.0	04-2012	First release